Abstract-The aircraft industry has a conception cycle based on a massive use of Computer Assisted Design in order to allow more complex plane designs, and cheaper development costs compared to multiple prototyping steps. Among the many processes necessary to validate calculated aerodynamic models, real time pressure measurements are made on the wings during test flights. Such measurements are currently performed using wired sensors, with all the cost and weight problems it causes. Advances in wireless sensor network performances and improvement of attainable bit rates allow research on such measurement systems using Wireless Sensor Networks (WSNs). However, current WSN synchronization protocols do not reach performances required for a reliable correlation of data collected by all the sensors. In this paper, we present a solution to overcome this difficulty to reach sub-microsecond synchronization based on cross-layered design . Specific algorithms are implanted into the MAC and physical layers and form a cross-layered synchronization protocol for deterministic Wireless Sensor Networks named WiDeCS (Wireless Deterministic Clock Synchronization). This protocol propagates master time reference to nodes of a cluster tree network. WiDeCS Cross layered scheme is possible thanks to flag signals in the physical layer. These signals capture precise dates of transmission and reception. Hardware level simulations show a synchronization precision of 100 ns. In this paper, the sources of variable delays in WSN network interfaces are detailed, and the effect of cross-layered WiDeCS scheme on the knowledge of different delays is explained.
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I. INTRODUCTION
Recent research has lead to advances in digital circuits, analog and RF design, Micro ElectroMechanical Systems and sensing technologies. These advances have allowed the fabrication of integrated small form-factor embedded systems called nodes. Such systems find their main applications in the field of unobtrusive and remote monitoring when deployed as a sensing and communicating network.
The applications for these sensor networks vary from health monitoring for dependent persons to real time test and measurement. Most of these applications require the nodes to preserve a synchronized clock information in order to link each measurement to the specific moment it was taken. However this constraint becomes stronger when it comes to study phenomena with fast variation and large effect areas. During validation of the simulated models, aerodynamic flows are measured during test flights in order to confirm simulations in virtual wind tunnels with real captured data. The information concerning pressure over and under the wings is then correlated to deduct airflows. Such signal processing technique, to be accurate, requires sub-microsecond synchronized sensors.
For many years, high speed wired computer networks have concentrated a large part of the research about time synchronization. Network Time Protocol (NTP) is the widely spread clock synchronization protocol used for synchronizing computers over the internet. For more precise clock synchronization, IEEE 1588 also known as Precision Time Protocol (PTP) is used. Performances attained by such protocols can reach synchronization precisions of 100 ns. This protocol, however, uses a large amount of data sent on the network, which will lead to a high power consumption, which is not affordable in Wireless Sensor Networks. Some new protocols have been developed that take into account specific needs for usability in Wireless Sensor Networks. These protocol, mostly lightweight, are based on a small number of synchronization steps. A sync packet can be timestamped when transmitted, thus providing an approximate date to the receiver. Other methods include an handshake in the scheme. However, these protocols are limited by a recurring drawback of the standard network interfaces. The interfaces are mostly non deterministic in terms of latency, and do not allow precise time-stamping of the events. More recently, a device allowing timestamping of frames at a PHY layer has been patented [1] . However, this device requires a full IP stack to work properly, and therefore is not adapted to lightweight WSN.
Our solution is based on a highly cross-layered system. Considering that common synchronization systems at application level are limited by a sum of non determinism at different levels, a solution can be to overcome this non determinism by the means of cross layering and physical level time-stamping. In this case, the only remaining variable is the propagation time through converters, RF frontend and the channel itself. Moreover, for practical issues, this synchronization scheme is implemented jointly to the MAC layer at hardware level. The result of this development is a full hardware transceiver interface containing the physical layer, a MAC layer, and a synchronization scheme.
An overview on related work in clock synchronization is presented in Section II. In Section III, the context is detailed along with corresponding assumptions. The Crosslayered Synchronization protocol for Deterministic Wireless Sensor Networks is explained and the related error analysis is performed in Section IV. Section V details the simulated testbench and the experimental testbench and shows measured performances.
II. RELATED WORK
Research on time synchronization has been made for many years, mostly on traditional computer networks. This is due to the importance of synchronization in various domains such as process automation, high precision multi sensor measurements, and detection of events which must be dated precisely. A small number of protocols cover most of the requirements for these networks, from Network Time Protocol (NTP), to Precision Time Protocol (PTP) with different performances with respect to their respective applications and objectives in term of network occupation.
In the case of need for high precision synchronization, a standard, IEEE 1588 Precision Time Protocol (PTP), has been proposed for synchronizing wired network interfaces by statistically modeling the entire path between the two computers which must be synchronized. The functioning of this protocol is :
• Offset measurement: The master sends a packet containing an approximative date of emission. The slave saves the date of reception of this packet. Then the master sends another packet containing the exact date at which the original packet was sent. The clock offset is calculated by substracting this date to the date of reception in the slave.
• Delay measurement: The previous measured values do not take into account the network link, and therefore they need to be refined. To do so, a delay measurement is performed. This consists in sending a packet from the slave to the master. The master then answers with its reception date, and this date is compared with the original date of emission in the slave. Although this protocol enables sub-microsecond synchronization, it uses a large number of packet to reach such performances. That is why it is not adapted to wireless networks.
More recently, research efforts have been concentrated on Wireless Sensor Networks. The cost of such networks is continuously falling due to the reduction of manufacturing costs. Such networks can cover a wider range of applications than the ones possibles using wired networks. Synchronization protocols for WSN include GPS time synchronization, useful when the nodes are moving, or are rarely in range for transmitting data but costly in terms of processing resources. Protocols based on communication between nodes are more widely proposed. The following protocols represent an overview of the published synchronization protocols specific to WSN.
First synchronization protocols which have been presented by Ping et al. [4] were mostly based on a master / slave model. A timestamp is merged in the packet emitted by the master. The slave, on the other hand captures the date at the beginning of the reception. These protocols allow short initial synchronization in the sensor network along with reduced use of the network link. However, it is not easy to obtain synchronization under 15µs. A similar protocol has been developed by Ganeriwal et al. [3] and provides a more precise clock synchronization owing to bidirectional use of the link. Both the master and the slave send messages including timestamps.
Other protocols allow receivers to be synchronized to each other by the means of a synchronization beacon sent by a master. Synchronization is not guaranteed between the slaves and the master. However, the slaves are synchronized to each other due to similar receivers and propagation times between them. Reference Broadcast Synchronization (RBS) is the most known protocol developed using these techniques. Improved protocols based on RBS have been proposed by PalChaudhuri et al. [5] and Maróti et al. [6] . IEEE 1588 PTP and its ability to perform very precise synchronization offset of hundreds of nanoseconds has also been adapted to WLAN networks with success [7] , attaining 600 ns clock offsets. However this implementation is not adapted to the field of WSN due to its complexity and its induced power consumption. Table I summarizes the existing protocols up according to the comparison framework described by Sundararaman et al. [8] .
III. CONTEXT AND ASSUMPTIONS
To evaluate a system's compliance with its specific requirements, Hardware System Testing is conducted on the complete and integrated system. This phase is essential in all industry branches, especially in the regulated and critical context of aerospace. In the final phase of the development of an airplane, flight-test equipment gathers and analyzes data during flight to evaluate evolution of parameters of the aircraft and to validate its design, including safety aspects. One of the most critical tests is the measurement of the pressure on the wings during flight. New aircrafts are computer designed with the use of virtual wind tunnels. Accurate measurements have then to be done on the aircraft to validate the model before the actual production. Such systems, intensely used by aircraft manufacturers, currently use wired systems. Sensors, placed on the wings, are wired to a concentrator inside the cabin. Although good performance is observed in terms of measurement accuracy and synchronization, these systems show strong drawbacks. The two most troublesome ones are the weight of the system and its installation. The weight of all the cables passing through the wings modifies its behaviour, and can introduce false errors to the testing process. These cables also represent a challenge during the installation of the measurement setup and increase the cost of installation of such systems. These points and the complexity of such systems do not allow a great number of measurement points. For all these reasons, research is currently conducted [9] on a wireless measurement system based on wireless sensors networks (WSNs) over Ultra Wide Band (UWB) channels.
From the context described before, we can extract required parameters the MAC Layer and Synchronization protocol have to reach. 
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• Continuous emission: Measured data has to be provided to the data logger continuously. Measurements are taken every few tens of microseconds and sent to the data processing unit.
• Correlation possible in 3D aerodynamic models: A correlation is performed on simultaneously measured data to extract informations about air flows around the plane. To perform such correlation, the exact positioning of every sensor has to be fixed during the development of the calculation tool. This requirement enables a simplification of the whole network which will requires to be predefined and fixed through time.
• Precise synchronization of the measurements through the entire system: This requirement is the reason for the development of the proposed synchronization protocol. In the literature, no proposed protocol allows precise synchronization between measurements from hundreds of sensors with a maximum tolerated offset under the microsecond.
• No available direct power supply: Since the sensing nodes have to be stuck on a wing, it is impossible to supply power through wires. The nodes then have to be self-powered. To reach this objective, nodes have to be designed with low power elements.
• Tunable sensing parameters: The data processing unit requires the possibility to act on parameters of the sensing elements.
All these requirements represent a challenge for the designer of a synchronization protocol. The proposed protocol described below has to meet all these requirements, while using simple mathematic operations to keep a low power consumption.
IV. WIRELESS DETERMINISTIC CLOCK SYNCHRONIZATION (WIDECS)
The context detailed before adds restrictions to the synchronization protocol. The number of these restrictions and their severity requires to develop new very specific MAC layer and synchronization protocol. In the literature, no proposed protocol allows to reach such low offsets while keeping an implementation as simple as possible.
The proposed synchronization protocol takes advantage of the restriction to make strong assumptions and simplify the development of both the MAC layer and the synchronization protocol.
A. General description
The Wireless Deterministic Clock Synchronization (WiDeCS) protocol is based on the planning of transmissions, and the respect of this planning. It is designed for propagating the master clock of a star network to all the slaves. The cluster tree is organized as stacked levels of star networks named piconets. This protocol then propagates the clock information to slaves of these networks. These slaves then repeat the operation with levels below. For better results, a Time Division Multiple Access MAC layer is used. This MAC layer divides time in slots attributed to the nodes of the same level in the tree. Figure 2 shows the occupation of the sub-channel used by each piconet. The figure 1 details sources of delays in the network link. Delays are measured on the first effective bit (events linked to preambles and serialization have to be de-embeded). Current synchronization protocols tend to determine these delays by the means of time stamping. Efforts have been made to place this time stamping as close as possible to the effective channel, thus reducing uncertainties on the characterization of the propagation time on the channel. However, none of the known protocols uses time stamping at levels as low as physical (PHY) layer. WiDeCS uses time stamping at the time of the first effective bit at the output of the PHY layer in emission, and the first effective bit in input of the PHY layer in reception. These flags then enable precise measurement of the propagation time except for the jitter linked to RF front-ends. We name these flags TX ONGOING for the first bit of effective data out of the PHY transmitter, and RX ONGOING for the first bit of effective data entering the PHY receiver. Flagging the first effective bit is harder than flagging any output of data, including preambles. It has one advantage compared to the simpler solution: on the receiving side, it takes some time to detect incoming data. The first bit of the preambles would then be lost in most of the cases, thus reducing the accuracy of the captured date.
Owing to this MAC layer, each node of the network is supposed to talk at precise moments. Measuring delays between expected receiving times and actual ones helps determining the clock offset and the propagation time. WiDeCS Synchronization protocol uses possibilities relative to time division to determine the clock offset between each node and the master. The figure 3 shows the different informations gathered on different sides, and sent to the slaves by the master. The complete synchronization is based on 2 steps.
Phase 1: Pre-synchronization This step is performed by every slave when joining the network.
The master (the router) has the same communicating hardware the slaves have, along with other network interfaces to communicate with higher levels of hierarchy. The function of the master is to create, and regularly send a preamble for the frames of its piconet. The slaves, when reset, or desynchronized, switch to reception only mode, and wait for the master node to indicate the beginning of the frame. When this message is detected, the slave resets its frame counter to a predefined reset value in order to begin transmitting data in the dedicated slot. When this step is passed, the slave switches This step consists in determining the offset with the greatest precision possible. When the slave is allowed to transmit data, it does it at one precise moment t i of the slot. This date is coded in the protocol and is known by every slave, and more importantly by the master. Data is sent to the PHY layer when t = t i and a capture of the timer is done when the TX ONGOING flag is set. t i is then subtracted to this date, and the result is stored as δt i . Note that small deltas (δ) are used for delays in transmitted packets, whereas capital deltas (∆) are for delays in received packets
The master, on its side, capture the date when RX ONGOING is set, waits for the packet to be passed through the layers to the applicative part, and deducts t i from the captured date. The result, ∆t i , is then stored and linked to the correct node.
When the master slot begins, the master start the transmission of a standard preamble to the TDMA frame, and includes delay informations concerning the slave nodes and measured deltas. The information transmitted is named Θ i and is defined as follows:
∆t m is measured while transmitting the packet and is stored for the next frame. This approximation can be avoided if TX ONGOING rises before the transmission of data to the PHY layer has ended.
The number of bits used in packets transmitted by the master for the complete set of Θ depends on the number of bits used for the encoding of each Θ. The higher this number is, the faster the synchronization will be optimal. The slaves, when receiving the message from the master, determine ∆t m :
Considering t p the propagation time almost symmetrical. The clock offset can be determined with these equations.
for packets from the master node, and
for packets from the slave node. By adding those two equations, we obtain
and then
The correction offset is applied to the timer, forcing rollback if necessary. Consequences depend on the date chosen to apply this correction, and on the actions other processes clock dependent are performing at this moment. WiDeCS can be used in every frame to maintain a clock as precisely synchronized as possible for all the length of the measurements. Another possibility is to train the slave with an optimal number of frames, and then turn the reception module in sleep mode for as long as blindness is allowed in the network.
B. Application specific improvements and simplification
Usually, a network is composed of nodes coming and leaving the network. The number of nodes changes with time. In the context described before, the network is planed and parametrized before its deployment. Simplifications are then allowed, without risking uncontrolled behavior. The simplifications used in this paper are listed below, and reasons are given for their existence.
• Fixed number of nodes per piconet and pre-programmed time slots: As we explained before, the network architecture is fixed, and planned before deployment of the measurement system. The number of nodes for each piconet is then a tradeoff between attainable uplink bit rate, desired bit rate, and uplink occupation based on these 2 parameters.
• No jamming between neighboring piconets:
The UWB unlicensed band is divided in sub-bands. The placement of piconets on the surfaces can be designed to avoid jamming between channels. This consideration enables the use of one TDMA master per piconet, and then authorizes the whole developed protocols to work correctly.
• Symmetrical links:
Every node of the network is fabricated using the same hardware. Delays in RF frontends are then similar from one node to another.
C. Error Analysis
The errors relative to WiDeCS protocol can be sorted in two major types :
1) Time sampling errors: WiDeCS massively uses time capture to reach a view as deterministic as possible of the whole system. The major drawback of this is the fact that time sampling is limited by a major element: the clock speed. Indeed, it is impossible to tell precisely the date of a digitally captured event. Captured values have a ±0.5 clock period uncertainty. When spreading this to the equations, we obtain ∆(X) the value of uncertainty of X(∆t spl = is the time sampling uncertainty)
By combining equations (2) and (3), we obtain the complete evaluation of the correction to be applied to the timer.
2) RF front-end asymmetry and evolution of the channel: The other major source of uncertainty is the asymmetry existing between two RF frontends. Although both RF frontends should share the same hardware, slightly different clock speeds could cause unexpected asymmetry between the propagation time among the nodes.
The other phenomena causing unexpected effects on the propagation time (t p ) is a fast evolution of the communication channel. This evolution is compensated during the next two cycles happening after the evolution. Moreover, considering the context and the requirement for frames of a few tens of microseconds, it seems unlikely that it will cause a failure in synchronization.
V. EXPERIMENTAL SETUP AND RESULTS

A. Sample network architecture
All the simulation and experiments are performed using a reference network architecture for all the tests and measurements. The network architecture used for this paper is a star network with one master node, and 8 slave nodes. Clock and timing information are independently generated for each node. The slots to be used by each node in the TDMA frame are manually set using switches.
B. Simulations and results
As explained, WiDeCS is a MAC and PHY layer scheme, and has to be implemented at hardware level. VHDL language was used to implement a network interface including the MAC layer with WiDeCS. Hardware simulations are run on Modelsim VHDL simulator [10] . A model of PHY layer was developed, including additive signals TX ONGOING and RX ONGOING with delay corresponding to real delays measured on our MB-OFDM PHY layer [9] . Each node has its own clock. Clock frequencies are defined individually and are bounded at f ±1% where f is the central frequency (125 MHz in our tests). A model of the propagation channel is also taken into account by using different delay propagation times.
The figure 4 represent the evolution of the clock offset in the time with WiDeCS enabled at t = 50µs. The offset measurement is done once per cycle and does not represent a constant offset. The dashed line represent the maximum positive offset a node's clock could have compared to the master clock at the time of the measurement. The solid line represent the maximum negative offset compared to the master clock at the same time. These results show a stabilization of the offsets at ∆t clk = ±100ns. This is much higher than the performances found in literature, especially for low complexity synchronization protocols for Wireless Sensor Networks. The second interesting result is the convergence time. It takes only 200µs for the WiDeCS protocol to stabilize a synchronized clock.
C. Experiments
The platform contains the implementation of the whole simulated testbench. Every node is implemented on a separate Spartan3 development board. Each board contains the MAC layer, a hardware implementation of WiDeCS protocol, and an emulated PHY layer. Data is sent to the channel emulator through a FIFO block. The channel emulator is also implemented on a Spartan3 board. Implementing all the parts on separate boards guarantees the non interference between the different clocks, and a non biased testbench.
Clock offsets currently measured confirm results from simulations.
VI. CONCLUSION
The WiDeCS protocol for synchronization of Wireless Sensor Networks was presented in this paper. It is a synchronization protocol for master / slaves architecture in cluster networks. It compares expected vs. real sending and receiving dates, and computes an offset correction which is then loaded into the timer. The fact of including synchronization data in every packet permits to pursue the channel latency's evolution with a delay of one TDMA frame. Simulated results show synchronization offsets of ±100ns, and a convergence time of 200µs. Further ongoing experiments show similar results on FPGA platforms, with one node per FPGA. Our transmitters and receivers are currently being adapted for testing open space performances of WiDeCS. In perspective, we plan to integrate the complete transceiver containing the MAC layer, WiDeCS, PHY layer (MB-OFDM) and the RF frontend into a System On Chip for testing in real conditions, during a plane flight. Future development for WiDeCS protocol will be focusing on the clock drift correction, and on power saving issues and solutions.
